CS-472: Design technologies for integrated systems

Lectures in this course (8)

Explores synchronous logic circuits, state-based modeling, optimization techniques, and finite-state machine state minimization.

Covers structural models, synthesis approaches, and retiming techniques for sequential circuits.

Covers relaxation-based retiming to optimize cycle-time by shortening paths with excessive delays.

Explores Boolean function optimization using Majority-Inverter Graphs and Majority Gates, including algebraic rules and exact synthesis.

Covers timing verification, gate delay modeling, network delay, sensitizable paths, and critical path analysis in digital circuits.

Explores synchronous logic circuits, modeling techniques, state minimization, and finite-state machine optimization for area reduction.

Covers the structural model for sequential circuits, synchronous logic networks, and approaches to sequential synthesis including retiming.

Explores relaxation-based retiming techniques and state extraction methods using Binary Decision Diagrams.

Page 1 of 1