This lecture covers the process of drawing a layout in Cadence, focusing on the layout of analog CMOS ICs. Topics include the use of multiple fingers, matching single transistors, parasitics in transistors, and asymmetry due to fabrication.
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Covers the fundamentals of analog CMOS integrated circuits, emphasizing transistor-level design principles and the historical impact of CMOS technology.
