Skip to main content

Search

Show all results for

Home

Person

Ciprian Seiculescu

This person is no longer with EPFL

About
Privacy
Disclaimer

Copyright © 2026 EPFL, all rights reserved

Graph Chatbot

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related publications (11)

Please note that this is not a complete list of this person’s publications. It includes only semantically relevant works. For a full list, please refer to Infoscience.

Designing Best Effort Networks-on-Chip to Meet Hard Latency Constraints

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu, Dara Rahmati, Hamid Sarbazi-Azad

Many classes of applications require Quality of Service (QoS) guarantees from the system interconnect. In Networks-on-Chip (NoC) QoS guarantees usually translate into bandwidth and latency constraints for the traffic flows and require hardware support in t ...

Assoc Computing Machinery2013

3.5-D Integration: A Case Study

Giovanni De Micheli, Ciprian Seiculescu, Shashi Kanth Bobba, Vasileios Pavlidis, Pierre-Emmanuel Julien Marc Gaillardon

Two diverse manufacturing techniques for building 3-D integrated systems are vertical integration with Through-Silicon-Vias (TSVs), also referred to as 3-D TSV integration, and 3-D monolithic integration. In this paper, we present a hybrid integration sche ...

2013

A Distributed Interleaving Scheme for Efficient Access to WideIO DRAM Memory

Giovanni De Micheli, Luca Benini, Ciprian Seiculescu

Achieving the main memory (DRAM) required bandwidth at ac- ceptable power levels for current and future applications is a ma- jor challenge for System-on-Chip designers for mobile platforms. Three dimensional (3D) integration and 3D stacked DRAM mem- ories ...

2012