Skip to main content

Search

Show all results for

Home

Person

Maciej Jerzy Ciesielski

This person is no longer with EPFL

About
Privacy
Disclaimer

Copyright © 2026 EPFL, all rights reserved

Graph Chatbot

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related publications (3)

Please note that this is not a complete list of this person’s publications. It includes only semantically relevant works. For a full list, please refer to Infoscience.

End-to-End Industrial Study of Retiming

Giovanni De Micheli, Maciej Jerzy Ciesielski, Cunxi Yu

Sequential circuits are combinational circuits that are separated by registers. Retiming is considered as the most promising technique for optimizing sequential circuits, that involves moving the edge-triggered registers across the combinational logic with ...

IEEE2018

Computer Algebraic Approach to Verification and Debugging of Galois Field Multipliers

Maciej Jerzy Ciesielski, Cunxi Yu

The paper presents a novel method to verify and debug gate-level arithmetic circuits implemented in Galois Field arithmetic. The method is based on forward reduction of the specification polynomials of the circuit in GF(2(m)) using GF(2) models of its logi ...

IEEE2018

Exploiting Circuit Duality to Speed Up SAT

Giovanni De Micheli, Maciej Jerzy Ciesielski, Luca Gaetano Amarù, Pierre-Emmanuel Julien Marc Gaillardon

In this paper, we establish a non-trivial duality between tautology and contradiction check to speed up circuit SAT. Tautology check determines if a logic circuit is true in every possible interpretation. Analogously, contradiction check dete ...

IEEE2015