Skip to main content
Publication

A technology mapper for depth-constrained FPGA logic cells