Skip to main content
Publication

Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications