Skip to main content
Publication

Area- and throughput-optimized VLSI architecture of sphere decoding