Skip to main content
Publication

Digital pixel test structures implemented in a 65 nm CMOS process