Recherche

Afficher tous les résultats pour

Accueil

Personne

Luca Benini

Cette personne n’est plus à l’EPFL

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (77)

SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3D Systems on Chip

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu

2009

New insights for using self-assembly materials to improve the detection stability in label-free DNA-chip and immuno-sensors

Bruno Samori, Luca Benini, Andrea Cavallini, Sandro Carrara, Anna Ferretti

This paper examines reliable advancements in low-cost DNA- and immuno-chips. Capacitance detection was successfully chosen to develop label-free bio-chips. Probe immobilization was rigorously investigated in order to obtain reliable capacitance measurement ...

Elsevier2009

Multicore Thermal Management with Model Predictive Control

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Francesco Zanini

The goal of thermal management is to meet maximum operating temperature constraints, while at the same time tracking timevarying performance requirements. Current approaches avoid thermal violations by forcing abrupt operating points changes (e.g. processo ...

IEEE Press2009

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Giovanni De Micheli, David Atienza Alonso, Luca Benini

Die-temperature control to avoid hotspots is increasingly critical in Multiprocessor System-on-Chip (MPSoCs) for stream computing. In this context, thermal balancing policies based on task migration are a promising approach to re-distribute power dissipati ...

2009

Physically clustered forward body biasing for variability compensation in nanometer CMOS design

Giovanni De Micheli, Luca Benini

Nanometer CMOS scaling has resulted in greatly increased circuit variability, with extremely adverse consequences on design predictability and yield. A number of recent works have focused on adaptive post-fabrication tuning approaches to mitigate this prob ...

2009

Synthesis of Networks on Chips for 3D Systems on Chips

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu

Three-dimensional stacking of silicon layers is emerging as a promising solution to handle the design complexity and heterogeneity of Systems on Chips (SoCs). Networks on Chips (NoCs) are necessary to efficiently handle the 3D interconnect complexity. Desi ...

2009

NoC Topology Synthesis for Supporting Shutdown of Voltage Islands in SoCs

Giovanni De Micheli, Luca Benini, Srinivasan Murali, Ciprian Seiculescu

In many Systems on Chips (SoCs), the cores are clustered in to voltage islands. When cores in an island are unused, the entire island can be shutdown to reduce the leakage power consumption. However, today, the interconnect architecture is a bottleneck in ...

2009

Joint co-clustering: Co-clustering of genomic and clinical bioimaging data

Giovanni De Micheli, Luca Benini

For better understanding the genetic mechanisms underlying clinical observations, and better defining a group of potential candidates for protein-family-inhibiting therapy, it is interesting to determine the correlations between genomic, clinical data and ...

Elsevier2008

Circuits Design and Nano-Structured Electrodes for Drugs Monitoring in Personalized Therapy

Giovanni De Micheli, Luca Benini, Andrea Cavallini, Sandro Carrara, Jacopo Olivo

Drug development and personalized therapy require accurate and frequent monitoring of the metabolic response by living tissues to treatments. In case of high risk side effects, e.g. therapies with interfering anti-cancer molecule cocktails, direct monitori ...

IEEE2008

Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures

Giovanni De Micheli, David Atienza Alonso, Luca Benini

As feature sizes decrease, power dissipation and heat generation density exponentially increase. Thus, temperature gradients in Multiprocessor Systems on Chip (MPSoCs) can seriously impact system performance and reliability. Thermal balancing policies base ...

2008

Reliability-Aware Design for Nanometer-Scale Devices

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Pablo Garcia del Valle, José Luis Ayala Rodrigo

Continuous transistor scaling due to improvements in CMOS devices and manufacturing technologies is increasing processor power densities and temperatures; thus, creating challenges to maintain manufacturing yield rates and reliable devices in their expecte ...

2008

HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Roman Hermida Correa

New tendencies envisage Multi-Processor Systems-On-Chip (MPSoCs) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute multiple applications (games, video), while meeting additional design constrain ...

2008

Method to design network-on-chip (noc)-based communication systems

Giovanni De Micheli, Luca Benini, Srinivasan Murali

To tackle the increasing communication complexity of multi-core systems, scalable Networks on Chips (NoCs) are needed to interconnect the processor, memory and hardware cores of the systems. For the use of NoCs to be feasible in today's industrial designs, ...

2008

Network-On-Chip Design and Synthesis Outlook

Giovanni De Micheli, David Atienza Alonso, Federico Angiolini, Luca Benini, Srinivasan Murali

With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor Systems-On-Chip (MPSoCs) consisting of complex integrated components communicating with each other at very high-speed rates. Intercommunication ...

2008

Temperature Control of High Performance Multicore Platforms Using Convex Optimization

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Srinivasan Murali

With technology advances, the number of cores integrated on a chip and their speed of operation is increasing. This, in turn is leading to a significant increase in chip temperature. Temperature gradi- ents and hot-spots not only affect the performance of ...

2008

Real-time high-sensitivity impedance measurement interface for tethered BLM biosensor arrays

Horst Vogel, Samuel Terrettaz, Yusuf Leblebici, Giovanni De Micheli, Luca Benini, Yüksel Temiz, Carlotta Guiducci

This paper presents a switched-capacitor (SC) current integrator circuit for impedance measurement of tethered bilayer lipid membrane (tBLM) biosensors. The circuit comprises a small number of high performance components enabling enhanced experimental flex ...

2008

NoC emulation: a tool and design flow for MPSoC

Giovanni De Micheli, Nicolas Genko, David Atienza Alonso, Luca Benini

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing; thus, the amount of processors, memories and application-specific signal pro- cessing cores is rapidly increasing. In these new Multi- Processor SoCs, (MPSoCs) on ...

2007

A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Guarantees

Giovanni De Micheli, David Atienza Alonso, Luca Benini, Srinivasan Murali

Networks on Chips (NoCs) are required to tackle the increasing delay and poor scalability issues of bus-based communication architectures. Many of today’s NoC designs are based on single path routing. By utilizing multiple paths for routing, congestion in ...

2007

Co-clustering : A versatile Tool for Data Analysis in Biomedical Informatics

Giovanni De Micheli, Luca Benini

Co-clustering has not been much exploited in biomedical in- formatics, despite its success in other domains. Most of the previous applications were limited to analyzing gene expression data. We performed co-clustering analysis on other types of data and ob ...

Institute of Electrical and Electronics Engineers2007

NoC Design and Implementation in 65 nm Technology

Giovanni De Micheli, David Atienza Alonso, Federico Angiolini, Luca Benini, Srinivasan Murali

As embedded computing evolves towards ever more powerful architectures, the challenge of properly interconnecting large numbers of on-chip computation blocks is becoming prominent. Networks-on-Chip (NoCs) have been proposed as a scalable solution to both p ...

2007

Page 3 sur 4