Passer au contenu principal
Publication

Modeling nanoscale junctions for device architectures