FPGA-to-CPU Undervolting Attacks

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (28)

On Energy Control of Modular Multilevel Converters

Milan Utvic

Owing to the advancements in the area of power electronics, efficient and flexible ac to dc conversion is made possible, bringing back into focus the idea of the dc power transmission at various voltage levels. Several technical and economical factors advo ...

EPFL2023

Directionality-Aware Design of Embroidery Patterns

Zhenyuan Liu

Embroidery is a long-standing and high-quality approach to making logos and images on textiles. Nowadays, it can also be performed via automated machines that weave threads with high spatial accuracy. A characteristic feature of the appearance of the threa ...

2023

Leukocyte Count and Coronary Artery Disease Events in People With Human Immunodeficiency Virus: A Longitudinal Study

Jacques Fellay, Christian Axel Wandall Thorball

Leukocyte count is associated with coronary artery disease (CAD) events in the general population. Here we show that leukocytes are independently associated with CAD events in people with HIV in Switzerland, after adjusting for traditional and HIVrelated r ...

OXFORD UNIV PRESS INC2023

Atomic-level structure determination of amorphous molecular solids by NMR

Manuel Cordova, Arthur César Pinon, David Lyndon Emsley, Pinelopi Moutzouri

Structure determination of amorphous materials remains challenging, owing to the disorder inherent to these materials. Nuclear magnetic resonance (NMR) powder crystallography is a powerful method to determine the structure of molecular solids, but disorder ...

Nature Portfolio2023

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

Stefan Nikolic

With Moore's law coming to an end, increasingly more hope is being put in specialized hardware implemented on reconfigurable architectures such as Field-Programmable Gate Arrays (FPGAs). Yet, it is often neglected that these architectures themselves experi ...

EPFL2023

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck

Mirjana Stojilovic, Stefan Nikolic, Shashwat Shrivastava

We identified that in modern commercial FPGAs, routing signals from the general interconnect to the configurable logic blocks (CLBs) through a very sparse input interconnect block (IIB) represents a significant runtime bottleneck. This is despite academic ...

IEEE2023

Chaosity: Understanding Contemporary NUMA-architectures

Anastasia Ailamaki, Viktor Sanca, Syed Mohammad Aunn Raza, Hamish Mcniece Hill Nicholson, Andreea Nica

Modern hardware is increasingly complex, requiring increasing effort to understand in order to carefully engineer systems for optimal performance and effective utilization. Moreover, established design principles and assumptions are not portable to modern ...

2023

Instruction-Level Power Side-Channel Leakage Evaluation of Soft-Core CPUs on Shared FPGAs

Mirjana Stojilovic, Ognjen Glamocanin, Mathias Josef Payer, Shashwat Shrivastava, Jinwei Yao, Nour Ardo

Side-channel disassembly attacks recover CPU instructions from power or electromagnetic side-channel traces measured during code execution. These attacks typically rely on physical access, proximity to the victim device, and high sampling rate measuring in ...

2023

Page 2 sur 2