Path-Delay Fault TestingCovers linked and unlinked faults in VLSI systems, March test algorithms, critical paths, and path-delay fault testing.
Sequential Logic DesignsIntroduces clocked systems, sequential circuits, bistable-state devices, metastable states, and D-type flip-flops.