Skip to main content
Publication

1T Capacitor-less DRAM cell based on asymmetric Tunnel FET design