Skip to main content
Publication

Energy efficiency enhancement of sub-threshold digital CMOS : modeling, technology selection and architectural exploration