Passer au contenu principal
Publication

Energy efficiency enhancement of sub-threshold digital CMOS : modeling, technology selection and architectural exploration