Skip to main content
Publication

Configurable High-Throughput Decoder Architecture for Quasi-Cyclic LDPC Codes