Vitesse de balayage

Science de la nature
Physique
Électromagnétisme
Circuit électrique

À propos
Confidentialité
Mentions légales

Graph Chatbot

Publications associées (5)

Pushing the Limits of Efficiency and Power Density in High-Frequency Power Conversion Based on Wide-Band-Gap Technologies

Armin Jafari

The emergence of wide-band-gap (WBG) power transistors with low conduction losses and high-speed switching speeds has paved the way for more-than-ever efficient power electronics systems and huge energy saving potentials. Likewise, power density- the ratio ...

EPFL2021

Analysis of Large-Signal Output Capacitance of Transistors using Sawyer–Tower Circuit

Elison de Nazareth Matioli, Remco Franciscus Peter van Erp, Armin Jafari, Palliyage Srilak Nirmana Perera, Georgios Kampitsis, Jessy Anthony Ançay

A detailed analysis on the Sawyer–Tower method used in the measurement of large-signal output capacitance (Co) of power transistors is presented, followed by important design recommendations to obtain accurate results. Key factors affecting the proper impl ...

2020

Peta-pico-Voltron: An open-source high voltage power supply

Samuel Rosset, Samuel Schlatter

We present the design (hardware + software) of “Peta-pico-Voltron”, a low-current high voltage power supply for electrostatic actuators. Developed primarily for dielectric elastomer actuators, it offers a low-cost solution to generate user controllable vol ...

2018

A Power-Efficient LVDS Driver Circuit in 0.18-μm CMOS Technology

Seyed Armin Tajalli, Yusuf Leblebici

This article presents a power-efficient and low-voltage CMOS output driver circuit based on low-voltage differential signaling (LVDS) standard. To reduce the ringing at the output of the proposed driver circuit and simultaneously keep the power consumption ...

IEEE Service Center2007

Limiting Amplifiers for Next-Generation Multi-Channel Optical I/O Interfaces in SoCs

Paul Victor Georges Muller, Yusuf Leblebici

We present two fully differential limiting amplifiers with and without inductive peaking, designed and integrated in 0.18mm digital CMOS technology. The key design trade-offs, the importance of inductive coupling between neighboring channels, as well as th ...

2005

Page 1 sur 1